riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #234 from lnis-uofu/bump_yosys 

Bumping up latest checkins to yosys sub-module, related to adder_lut4…
This commit is contained in:
tangxifan 2021-02-11 09:24:49 -07:00 committed by GitHub
parent 1ce94040da c495382416
commit c895422014
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
yosys

@ -1 +1 @@
Subproject commit 1fafc16a257872ac1abbbf14181bbb853f7c8a96
Subproject commit 19f4184a60b4e43f61c54236e7149a40b587d656