riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

skip sdio

This commit is contained in:
kkumar23 2021-03-24 11:40:40 +05:30
parent c89247d465
commit c78549971c
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
openfpga_flow/tasks/quicklogic_tests/flow_test/config/task.conf
View File

@ -55,7 +55,7 @@ bench20=${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/quicklogic_tests/adder_64
#bench21=${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/quicklogic_tests/clock_tree_design/*.v
bench22=${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/quicklogic_tests/io_max/*.v
bench23=${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/quicklogic_tests/io_reg_max/*.v
bench24=${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/quicklogic_tests/sdio_client_top/*.v
#bench24=${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/quicklogic_tests/sdio_client_top/*.v
bench25=${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/quicklogic_tests/shift_reg_8192/*.v
bench26=${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/quicklogic_tests/top_120_13/*.v
@ -92,7 +92,7 @@ bench20_top = adder_64
#bench21_top = clock_tree_design
bench22_top = io_max
bench23_top = io_reg_max
bench24_top = sdio_client_top
#bench24_top = sdio_client_top
bench25_top = shift_reg_8192
bench26_top = top_120_13