riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[bugFix] Benchamrk variable declaration

This commit is contained in:
Ganesh Gore 2021-07-02 15:26:39 -06:00
parent edd5be2cae
commit c67807868c
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
openfpga_flow/scripts/run_fpga_task.py
View File

@ -271,11 +271,11 @@ def generate_each_task_actions(taskname):
fallback=ys_rewrite_for_task_common)
CurrBenchPara["chan_width"] = SynthSection.get(bech_name+"_chan_width",
fallback=chan_width_common)
benchVariable = []
CurrBenchPara["benchVariable"] = []
for eachKey, eachValue in SynthSection.items():
if bech_name in eachKey:
eachKey = eachKey.replace(bech_name+"_", "").upper()
benchVariable = benchVariable+[f"--{eachKey}"] + [eachValue]
CurrBenchPara["benchVariable"] += [eachKey,eachValue]
if GeneralSection.get("fpga_flow") == "vpr_blif":
# Check if activity file exist
@ -337,7 +337,7 @@ def generate_each_task_actions(taskname):
"bench": bench,
"name": "%02d_%s_%s" % (indx, bench["top_module"], lbl),
"run_dir": flow_run_dir,
"commands": command + benchVariable,
"commands": command + bench["benchVariable"],
"finished": False,
"status": False})