riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[script] adapt code format for python

This commit is contained in:
tangxifan 2024-04-10 12:58:05 -07:00
parent f31a44ada9
commit c63cee458b
3 changed files with 7 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
openfpga_flow/scripts/arch_file_updater.py
View File

@ -26,6 +26,7 @@ error_codes = {"SUCCESS": 0, "ERROR": 1, "OPTION_ERROR": 2, "FILE_ERROR": 3}
##################################################################### #####################################################################
logging.basicConfig(format="%(levelname)s: %(message)s", level=logging.INFO) logging.basicConfig(format="%(levelname)s: %(message)s", level=logging.INFO)
##################################################################### #####################################################################
# Upgrade an architecture XML file from version 1.1 syntax to version 1.2 # Upgrade an architecture XML file from version 1.1 syntax to version 1.2
# Change rules: # Change rules:

1
openfpga_flow/scripts/io_sequence_visualizer.py
View File

@ -13,6 +13,7 @@ This example demonstrates the ``OpenFPGA_Arch`` class which parses the
Author: Ganesh Gore Author: Ganesh Gore
""" """
import math import math
import svgwrite import svgwrite
from svgwrite.container import Group from svgwrite.container import Group

8
openfpga_flow/scripts/run_fpga_flow.py
View File

@ -674,9 +674,11 @@ def create_yosys_params():
ys_params["READ_HDL_FILE"] += " ".join( ys_params["READ_HDL_FILE"] += " ".join(
[ [
"verific", "verific",
"-L " + ys_params["VERIFIC_SEARCH_LIB"] (
if "VERIFIC_SEARCH_LIB" in ys_params "-L " + ys_params["VERIFIC_SEARCH_LIB"]
else "", if "VERIFIC_SEARCH_LIB" in ys_params
else ""
),
standard, standard,
" ".join([shlex.quote(src) for src in sources]), " ".join([shlex.quote(src) for src in sources]),
"\n", "\n",