riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

update doc for new options

This commit is contained in:
tangxifan 2020-05-17 19:38:13 -06:00
parent 8915d10d27
commit c2a81c76e1
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
docs/source/openfpga_shell/openfpga_commands.rst
View File

@ -245,6 +245,8 @@ FPGA-SDC
- ``--flatten_names`` Use flatten names (no wildcards) in SDC files - ``--flatten_names`` Use flatten names (no wildcards) in SDC files
- ``--verbose`` Show verbose log
.. option:: write_analysis_sdc .. option:: write_analysis_sdc
Write the SDC to run timing analysis for a mapped FPGA fabric Write the SDC to run timing analysis for a mapped FPGA fabric