riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

added XML parsing for pass-gate-logic in circuit models

This commit is contained in:
tangxifan 2020-01-15 15:49:02 -07:00
parent a9b122d584
commit c20e1d48d2
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
libopenfpga/libarchopenfpga/src/read_xml_circuit_library.cpp
View File

@ -427,6 +427,13 @@ void read_xml_circuit_model(pugi::xml_node& xml_model,
true != output_buffer_circuit_model_name.empty(),
output_buffer_circuit_model_name);
}
/* Pass-gate-logic attributes, required by LUT and MUX */
if ( (CIRCUIT_MODEL_LUT == circuit_lib.model_type(model))
|| (CIRCUIT_MODEL_MUX == circuit_lib.model_type(model)) ) {
auto xml_pass_gate_logic = get_single_child(xml_model, "pass_gate_logic", loc_data);
circuit_lib.set_model_pass_gate_logic(model, get_attribute(xml_pass_gate_logic, "circuit_model_name", loc_data).as_string());
}
}
/********************************************************************