riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] update vtr

This commit is contained in:
tangxifan 2023-03-06 21:56:36 -08:00
parent cb679adf3d
commit c1c24b6be1
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vtr-verilog-to-routing

@ -1 +1 @@
Subproject commit ebb804ee3da336b555ecf7d95c88272bb0faa14a
Subproject commit 0f40ecba43479b0f830151adcecbf641fb2e9fe3