riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #554 from lnis-uofu/post_layout_netlist 

Merge fixes for post layout netlist/sdf generation for blackbox modules
This commit is contained in:
tangxifan 2022-02-24 22:07:15 -08:00 committed by GitHub
parent 8d68a29593 b3408b9d92
commit bd9e3db011
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
2 changed files with 379 additions and 288 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

655
vpr/src/base/netlist_writer.cpp
View File

File diff suppressed because it is too large Load Diff

12
vpr/src/base/netlist_writer.h
View File

@ -8,11 +8,13 @@
#include "AnalysisDelayCalculator.h"
//Writes out the post-synthesis implementation netlists in BLIF and Verilog formats,
//along with an SDF for delay annotations.
//
//All written filenames end in {basename}_post_synthesis.{fmt} where {basename} is the
//basename argument and {fmt} is the file format (e.g. v, blif, sdf)
/**
* @brief Writes out the post-synthesis implementation netlists in BLIF and Verilog formats,
* along with an SDF for delay annotations.
*
* All written filenames end in {basename}_post_synthesis.{fmt} where {basename} is the
* basename argument and {fmt} is the file format (e.g. v, blif, sdf)
*/
void netlist_writer(const std::string basename, std::shared_ptr<const AnalysisDelayCalculator> delay_calc);
#endif