riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Updated docker yml

This commit is contained in:
Ganesh Gore 2021-10-18 21:42:39 -06:00
parent ed5942ce56
commit ba7a676429
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
.github/workflows/docker.yml vendored
View File

@ -11,6 +11,7 @@ jobs:
base_images: base_images:
name: Push Docker images name: Push Docker images
runs-on: ubuntu-latest runs-on: ubuntu-latest
if: ${{ secrets.DOCKER_REPO }}
steps: steps:
- name: Checkout - name: Checkout
uses: actions/checkout@v2 uses: actions/checkout@v2
@ -18,8 +19,8 @@ jobs:
id: changes id: changes
run: | run: |
if [[ -n "${DOCKER_REPO}" ]]; then if [[ -n "${DOCKER_REPO}" ]]; then
echo "name=docker_repo::$DOCKER_REPO" echo "name=docker_repo::$REPO_OWNER"
echo "::set-output name=docker_repo::$DOCKER_REPO" echo "::set-output name=docker_repo::$REPO_OWNER"
else else
echo "name=docker_repo::lnis-uofu" echo "name=docker_repo::lnis-uofu"
echo "::set-output name=docker_repo::lnis-uofu" echo "::set-output name=docker_repo::lnis-uofu"