riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

update documentation about memory bank configuration protocol

This commit is contained in:
tangxifan 2020-05-30 21:01:38 -06:00
parent e46651e0c1
commit b9dd47d465
1 changed files with 11 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
docs/source/manual/arch_lang/config_protocol.rst
View File

@ -100,6 +100,8 @@ When the decoder of sub block, e.g., the LUT, is enabled, each memory cells can
- a Bit-Line input to load the data - a Bit-Line input to load the data
- a Word-Line input to enable data write - a Word-Line input to enable data write
.. warning:: Please do NOT add inverted Bit-Line and Word-Line inputs. It is not supported yet!
Memory bank Example Memory bank Example
~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~~~~~~~~~
The following XML code describes a memory-bank circuitry to configure the core logic of FPGA, as illustrated in :numref:`fig_sram`. The following XML code describes a memory-bank circuitry to configure the core logic of FPGA, as illustrated in :numref:`fig_sram`.
@ -119,7 +121,13 @@ It will use the circuit model defined in :numref:`fig_sram_blwl`.
Example of a memory organization using memory decoders Example of a memory organization using memory decoders
.. warning:: THIS IS STILL UNDER CONSTRUCTION .. note:: Memory-bank decoders does require a memory cell to have
- two outputs (one regular and another inverted)
- a Bit-Line input to load the data
- a Word-Line input to enable data write
.. warning:: Please do NOT add inverted Bit-Line and Word-Line inputs. It is not supported yet!
Standalone SRAM Example Standalone SRAM Example
~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~~~~~~~~~~~~~
@ -147,5 +155,7 @@ The following XML code shows an example where we use the circuit model defined i
- a Bit-Line input to load the data - a Bit-Line input to load the data
- a Word-Line input to enable data write - a Word-Line input to enable data write
.. warning:: Please do NOT add inverted Bit-Line and Word-Line inputs. It is not supported yet!
.. warning:: This is a vanilla configuration method, which allow users to build their own configuration protocol on top of it. .. warning:: This is a vanilla configuration method, which allow users to build their own configuration protocol on top of it.