riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[lib] code format

This commit is contained in:
tangxifan 2023-06-21 22:51:38 -07:00
parent 227d147dca
commit b8d89d2a5c
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
libs/libionamemap/src/io/read_xml_io_name_map.cpp
View File

@ -38,9 +38,9 @@ static int read_xml_io_map_port(pugi::xml_node& xml_port,
BasicPort top_port = openfpga::PortParser(top_name).port();
/* For dummy port, create the dummy io */
bool is_dummy =
get_attribute(xml_port, XML_IO_NAME_MAP_ATTRIBUTE_IS_DUMMY, loc_data, pugiutil::ReqOpt::OPTIONAL)
.as_bool(false);
bool is_dummy = get_attribute(xml_port, XML_IO_NAME_MAP_ATTRIBUTE_IS_DUMMY,
loc_data, pugiutil::ReqOpt::OPTIONAL)
.as_bool(false);
if (is_dummy) {
return io_name_map.set_dummy_io(top_port); /* Early return */
}