riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed parameter ys_rewrite_params name bug

This commit is contained in:
ganeshgore 2021-03-08 10:34:39 -07:00 committed by GitHub
parent 52de55e7eb
commit b860722893
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga_flow/scripts/run_fpga_flow.py
View File

@ -711,7 +711,7 @@ def run_rewrite_verilog():
ys_rewrite_params[tmpVar] = OpenFPGAArgs[indx + 1] ys_rewrite_params[tmpVar] = OpenFPGAArgs[indx + 1]
tmpl = Template(open(args.ys_rewrite_tmpl, encoding='utf-8').read()) tmpl = Template(open(args.ys_rewrite_tmpl, encoding='utf-8').read())
with open("yosys_rewrite.ys", 'w') as archfile: with open("yosys_rewrite.ys", 'w') as archfile:
archfile.write(tmpl.safe_substitute(ys_params)) archfile.write(tmpl.safe_substitute(ys_rewrite_params))
run_command("Run yosys", "yosys_rewrite_output.log", run_command("Run yosys", "yosys_rewrite_output.log",
[cad_tools["yosys_path"], 'yosys_rewrite.ys']) [cad_tools["yosys_path"], 'yosys_rewrite.ys'])