riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] code format

This commit is contained in:
tangxifan 2023-11-03 14:39:49 -07:00
parent e48de682ed
commit b780f0a552
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
openfpga/src/fpga_verilog/verilog_top_testbench.cpp
View File

@ -1702,7 +1702,8 @@ static void print_verilog_full_testbench_configuration_chain_bitstream(
find_fabric_regional_bitstream_max_size(fabric_bitstream, find_fabric_regional_bitstream_max_size(fabric_bitstream,
curr_clk_ctrl_regions); curr_clk_ctrl_regions);
fp << "\t"; fp << "\t";
fp << TOP_TB_BITSTREAM_INDEX_REG_NAME << iclk << " <= " << regional_bitstream_max_size - curr_regional_bitstream_max_size; fp << TOP_TB_BITSTREAM_INDEX_REG_NAME << iclk << " <= "
<< regional_bitstream_max_size - curr_regional_bitstream_max_size;
fp << ";"; fp << ";";
fp << std::endl; fp << std::endl;
} }