riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

streamline regression tes

This commit is contained in:
tangxifan 2019-11-01 15:23:38 -06:00
parent 000f93ffd7
commit b54bec1609
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
.travis/script.sh
View File

@ -23,7 +23,7 @@ python3 openfpga_flow/scripts/run_fpga_task.py single_mode
#python3 openfpga_flow/scripts/run_fpga_task.py s298
echo -e "Testing multi-mode architectures";
python3 openfpga_flow/scripts/run_fpga_task.py blif_vpr_flow compact_routing tileable_routing explicit_verilog --maxthreads 4
python3 openfpga_flow/scripts/run_fpga_task.py blif_vpr_flow --maxthreads 4
echo -e "Testing compact routing techniques";
python3 openfpga_flow/scripts/run_fpga_task.py compact_routing