riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

fix bug in duplicate pin addition

This commit is contained in:
tangxifan 2019-12-26 16:24:05 -07:00
parent ef9ed2ccbc
commit b374056e78
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vpr7_x2p/vpr/SRC/fpga_x2p/module_builder/build_grid_module_duplicated_pins.cpp
View File

@ -100,7 +100,7 @@ void add_grid_module_duplicated_pb_type_ports(ModuleManager& module_manager,
module_manager.add_port(grid_module, grid_upper_port, pin_type2type_map[pin_class_type]);
std::string lower_port_name = generate_grid_duplicated_port_name(iheight, side, ipin, false);
BasicPort grid_lower_port(upper_port_name, 0, 0);
BasicPort grid_lower_port(lower_port_name, 0, 0);
/* Add the port to the module */
module_manager.add_port(grid_module, grid_lower_port, pin_type2type_map[pin_class_type]);
}