riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Git] Add YosysHQ as a submodule in the place of QuickLogic Yosys

This commit is contained in:
tangxifan 2021-10-29 13:54:15 -07:00
parent ddf96fc23a
commit b213faaf81
2 changed files with 0 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
.gitmodules vendored
View File

@ -1,4 +0,0 @@
[submodule "yosys"]
path = yosys
url = https://github.com/QuickLogic-Corp/yosys.git
branch = quicklogic-rebased

1
yosys

@ -1 +0,0 @@
Subproject commit f44a4f90867b49837da048f9055fdcd8a13c335b