riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Doc] Update doc about WLR usage for QL memory bank

This commit is contained in:
tangxifan 2021-09-27 10:24:04 -07:00
parent f9bceff33a
commit b0a97a7052
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
docs/source/manual/arch_lang/config_protocol.rst
View File

@ -177,6 +177,7 @@ The BL and WL protocols can be customized through the XML syntax ``bl`` and ``wl
- two outputs (one regular and another inverted) - two outputs (one regular and another inverted)
- a Bit-Line input to load the data - a Bit-Line input to load the data
- a Word-Line input to enable data write - a Word-Line input to enable data write
- (optional) a Word-Line read input to enabe data readback
.. warning:: Please do NOT add inverted Bit-Line and Word-Line inputs. It is not supported yet! .. warning:: Please do NOT add inverted Bit-Line and Word-Line inputs. It is not supported yet!