riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Test] Deploy test to CI

This commit is contained in:
tangxifan 2021-02-18 18:05:55 -07:00
parent 2e88b035ed
commit affc8cbbc4
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
openfpga_flow/regression_test_scripts/fpga_bitstream_reg_test.sh
View File

@ -20,3 +20,6 @@ run-task fpga_bitstream/generate_bitstream/device_96x96 --debug --show_thread_lo
echo -e "Testing loading architecture bitstream from an external file"; echo -e "Testing loading architecture bitstream from an external file";
run-task fpga_bitstream/load_external_architecture_bitstream --debug --show_thread_logs run-task fpga_bitstream/load_external_architecture_bitstream --debug --show_thread_logs
echo -e "Testing repacker capability in identifying wire LUTs";
run-task fpga_bitstream/repack_wire_lut --debug --show_thread_logs