riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[engine] apply code format

This commit is contained in:
tangxifan 2022-10-06 18:13:33 -07:00
parent e2debd2dde
commit afdc071c4c
1 changed files with 4 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
openfpga/src/fabric/module_manager.h
View File

@ -531,8 +531,7 @@ class ModuleManager {
vtr::vector<ModuleId, vtr::vector<ModulePortId, bool>> vtr::vector<ModuleId, vtr::vector<ModulePortId, bool>>
port_is_wire_; /* If the port is a wire, use for Verilog port definition. If port_is_wire_; /* If the port is a wire, use for Verilog port definition. If
enabled: <port_type> reg <port_name> */ enabled: <port_type> reg <port_name> */
vtr:: vtr::vector<ModuleId, vtr::vector<ModulePortId, bool>>
vector<ModuleId, vtr::vector<ModulePortId, bool>>
port_is_register_; /* If the port is a register, use for Verilog port port_is_register_; /* If the port is a register, use for Verilog port
definition. If enabled: <port_type> reg <port_name> definition. If enabled: <port_type> reg <port_name>
*/ */