riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge branch 'master' into dependabot/submodules/vtr-verilog-to-routing-d8def01

This commit is contained in:
tangxifan 2024-05-06 15:34:08 -07:00 committed by GitHub
parent 3615bdceeb c9acdf4c55
commit ac958092b9
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
yosys

@ -1 +1 @@
Subproject commit dd2195543b095cce108dcd9b94fe2f0a80660491
Subproject commit 0f9ee20ea2c9b377f9b28b862f77b197e6485e00