riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #1876 from lnis-uofu/dependabot/submodules/vtr-verilog-to-routing-6ce3706 

Bump vtr-verilog-to-routing from `876311a` to `6ce3706`
This commit is contained in:
tangxifan 2024-10-24 09:45:52 -07:00 committed by GitHub
parent c76a2cde65 0680661f89
commit a9d2eccbd9
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vtr-verilog-to-routing

@ -1 +1 @@
Subproject commit 876311af4b7ae2e9d4f667da43921495bad8fb5c
Subproject commit 6ce37060b72c931798410afb1fffb2237adf8aa0