Update compile.rst

This commit is contained in:
Andrew Pond 2021-07-26 15:18:23 -06:00 committed by GitHub
parent 1c0bec1c5a
commit a8a8c25a21
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 3 deletions

View File

@ -48,8 +48,7 @@ In particular, OpenFPGA requires specific versions for the following dependencie
version 10.1+ is required to run Verilog-to-Verification flow
:envyaml:
python package envyaml is required.
.. code-block:: shell
python package envyaml is required:
python3 -m pip install envyaml