riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Bug Fix: Corrected read VPR stat filename

This commit is contained in:
Ganesh Gore 2019-11-01 20:51:05 -06:00
parent a9c02cd2a5
commit a880802803
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga_flow/scripts/run_fpga_flow.py
View File

@ -625,7 +625,7 @@ def run_vpr():
args.top_module+"_fr_chan_width_vpr.txt") args.top_module+"_fr_chan_width_vpr.txt")
logger.info("Fixed routing channel successfully routed with %d width" % logger.info("Fixed routing channel successfully routed with %d width" %
min_channel_width) min_channel_width)
extract_vpr_stats(args.top_module+"_fr_chan_width.txt") extract_vpr_stats(args.top_module+"_fr_chan_width_vpr.txt")
else: else:
extract_vpr_stats(args.top_module+"_min_chan_width.txt") extract_vpr_stats(args.top_module+"_min_chan_width.txt")
if args.power: if args.power: