riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #564 from lnis-uofu/post_layout_netlist 

Post layout netlist
This commit is contained in:
tangxifan 2022-03-02 20:57:24 -08:00 committed by GitHub
parent 2aca27f6fb 29e200a4b6
commit a795c943a9
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vpr/src/base/netlist_writer.cpp
View File

@ -2172,7 +2172,7 @@ void print_verilog_port(std::ostream& os, size_t& unconn_count, const std::strin
os << "1'b0"; os << "1'b0";
} else { } else {
VTR_ASSERT(type == PortType::OUTPUT); VTR_ASSERT(type == PortType::OUTPUT);
os << "1'bX"; os << create_unconn_net(unconn_count);
} }
} else { } else {
//Connected //Connected