riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Git] Removed RTL benchmarks now as it is failing CI; Should consider bring it back sometime

This commit is contained in:
tangxifan 2021-09-02 16:46:35 -07:00
parent cc546cdedc
commit a2a5d6b97b
1 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
.gitmodules vendored
View File

@ -2,6 +2,3 @@
path = yosys path = yosys
url = https://github.com/QuickLogic-Corp/yosys.git url = https://github.com/QuickLogic-Corp/yosys.git
branch = quicklogic-rebased branch = quicklogic-rebased
[submodule "RTL_Benchmark"]
path = RTL_Benchmark
url = git@github.com:RapidSilicon/RTL_Benchmark.git