riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[arch] fixed a bug

This commit is contained in:
tangxifan 2022-09-20 15:47:15 -07:00
parent da157ed5de
commit a137f7148c
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga_flow/vpr_arch/k4_N4_tileable_customIoLoc_40nm.xml
View File

@ -141,7 +141,7 @@
<col type="EMPTY" startx="W-1" priority="104"/>
<corners type="EMPTY" priority="101"/>
<!--Fill with 'clb'-->
<fill type="io_top" priority="10"/>
<fill type="clb" priority="10"/>
</fixed_layout>
<fixed_layout name="4x3_io_center" width="6" height="5">
<!--Perimeter of 'clb' blocks, I/Os are placed in the center-->