riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[lib] update vtr to latest

This commit is contained in:
tangxifan 2024-05-06 18:07:01 -07:00
parent a64e43d8e4
commit a1016d9129
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vtr-verilog-to-routing

@ -1 +1 @@
Subproject commit d8def01fbea3de329d0f88c35a22620ef072f5d2
Subproject commit 26bac8cbac6b0140aee84c30dc2683506c1073cb