riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update repack_design_constraints.rst

This commit is contained in:
Jingrong Lin 2023-12-04 14:05:03 +08:00 committed by GitHub
parent 80102e1d8a
commit 9ffdcbff05
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 3 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
docs/source/manual/file_formats/repack_design_constraints.rst
View File

@ -13,10 +13,12 @@ An example of design constraints is shown as follows.
.. code-block:: xml
<repack_design_constraints>
<pin_constraint pb_type="clb" pin="reset[0]" net="rst_n"/>
<pin_constraint pb_type="clb" pin="clk[0]" net="clk0"/>
<pin_constraint pb_type="clb" pin="clk[1]" net="clk1"/>
<pin_constraint pb_type="clb" pin="clk[2]" net="OPEN"/>
<pin_constraint pb_type="clb" pin="clk[3]" net="OPEN"/>
<ignore_net name="rst_n" pin="clb.I[0:11]"/>
</repack_design_constraints>
.. option:: pb_type="<string>"
@ -33,18 +35,7 @@ An example of design constraints is shown as follows.
.. warning:: Design constraints is a feature for power-users. It may cause repack to fail. It is users's responsibility to ensure proper design constraints
**Addtional command:** To bypass global nets on specified pins, we add additional command: ignore_net
An example of setting ignore nets is shown as follows.
.. code-block:: xml
<repack_design_constraints>
<pin_constraint pb_type="clb" pin="clk[0]" net="clk0"/>
...
<ignore_net name="rst_n" pin="clb.I[0:11]"/>
<ignore_net name="rst_n" pin="dsp.I[0:11]"/>
</repack_design_constraints>
**Addtional command:** To ignore the global nets on specific pins, use the syntax ``ignore_net``. Note that the qualified pins are inputs, outputs, and clocks of pb_type. The option is useful for preventing global nets from being assigned to unwanted pins on pb_type.
.. option:: name="<string>"