riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[script] fixed a bug

This commit is contained in:
tangxifan 2022-08-01 19:18:41 -07:00
parent 8b17bf1b1c
commit 9ea4a7c90f
2 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
openfpga_flow/scripts/run_fpga_flow.py
View File

@ -722,6 +722,7 @@ def collect_files_for_vpr():
if not os.path.isfile(args.activity_file or ""): if not os.path.isfile(args.activity_file or ""):
logger.error("Activity File - %s" % args.activity_file) logger.error("Activity File - %s" % args.activity_file)
clean_up_and_exit("Provided activity file not found") clean_up_and_exit("Provided activity file not found")
shutil.copy(args.activity_file, args.top_module+"_ace_out.act")
else: else:
if os.path.isfile(args.activity_file): if os.path.isfile(args.activity_file):
shutil.copy(args.activity_file, args.top_module+"_ace_out.act") shutil.copy(args.activity_file, args.top_module+"_ace_out.act")

2
openfpga_flow/scripts/run_fpga_task.py
View File

@ -324,7 +324,7 @@ def generate_each_task_actions(taskname):
"for vpr_blif flow") "for vpr_blif flow")
CurrBenchPara["activity_file"] = SynthSection.get(bech_name+"_act") CurrBenchPara["activity_file"] = SynthSection.get(bech_name+"_act")
else: else:
# If users defined an acitivity file, we use it otherwise create a dummy act # If users defined an activity file, we use it otherwise create a dummy act
if not SynthSection.get(bech_name+"_act"): if not SynthSection.get(bech_name+"_act"):
CurrBenchPara["activity_file"] = bech_name+"_act" CurrBenchPara["activity_file"] = bech_name+"_act"
else: else: