riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Trying to resize images

This commit is contained in:
Baudouin Chauviere 2018-10-09 15:02:19 -06:00
parent 54df294c8d
commit 98ea09d6af
1 changed files with 6 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
examples/Examples_README.md
View File

@ -6,7 +6,7 @@ The goal of this example is just to make a first step into the software. The .bl
The .xml is currently on <layout auto="1.0"/> which means that the size depends on the .blif. Since the .blif is The .xml is currently on <layout auto="1.0"/> which means that the size depends on the .blif. Since the .blif is
almost empty, only 1 CLB will be generated. almost empty, only 1 CLB will be generated.
![alt text](https://github.com/LNIS-Projects/OpenFPGA/blob/master/examples/figures/example_1.png "Example_1_FPGA") ![alt text](https://github.com/LNIS-Projects/OpenFPGA/blob/master/examples/figures/example_1.png "Example_1_FPGA"&s=80)
Schematic of the FPGA generated during example_1. Schematic of the FPGA generated during example_1.
The CLB integrates a 4-inputs LUT, a FF and a MUX. The CLB integrates a 4-inputs LUT, a FF and a MUX.
@ -45,14 +45,14 @@ Everything won't be explained in detail but few important structures (some commo
</architecture> </architecture>
``` ```
---
## Example_2 ## Example_2
Example_2's goal is to introduce the slices, the interconnections which can be generated from it and the manual mode of the layout. Example_2's goal is to introduce the slices, the interconnections which can be generated from it and the manual mode of the layout.
In this case, we generate a 3x3 FPGA with 4 slices. The LUTs are 6-inputs ones similarly to the ones used in the industry. In this case, we generate a 3x3 FPGA with 4 slices. The LUTs are 6-inputs ones similarly to the ones used in the industry.
There is a feedbeck-loop from the output of the slices to the input MUXs There is a feedback-loop from the output of the slices to the input MUXs
![alt text](https://github.com/LNIS-Projects/OpenFPGA/blob/master/examples/figures/example_2_the_CLB.png "Example_2_CLB") ![alt text](https://github.com/LNIS-Projects/OpenFPGA/blob/master/examples/figures/example_2_the_CLB.png "Example_2_CLB"&s=80){:height="80%" width="80%"}
Schematic showing the CLB generated in this example. Schematic showing the CLB generated in this example.
@ -70,6 +70,8 @@ Schematic showing the CLB generated in this example.
</complete> </complete>
``` ```
![alt text](https://github.com/LNIS-Projects/OpenFPGA/blob/master/examples/figures/example_2_3x3.png "Example_3_FPGA" & s=80){:height="80%" width="80%"}