riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

modify document format

This commit is contained in:
Victor 2024-09-11 14:52:32 +08:00
parent 6bb54a406d
commit 989dda9028
1 changed files with 39 additions and 40 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
docs/source/manual/file_formats/reference_file.rst
View File

@ -71,7 +71,6 @@ Date: Mon Sep 9 16:41:53 2024
count: 1 count: 1
instances: instances:
- cby_1__1_ - cby_1__1_
direct_interc
In this example, the parent module is ``fpga_top``. In this example, the parent module is ``fpga_top``.
The child modules under ``fpga_top`` are ``grid_io_top``, ``grid_io_right``, and etc. The child modules under ``fpga_top`` are ``grid_io_top``, ``grid_io_right``, and etc.