riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Flow] Disable DFFE and SDFF in no-ff Yosys scripts

This commit is contained in:
tangxifan 2021-10-30 13:29:38 -07:00
parent 18bab18032
commit 978c60e75b
1 changed files with 7 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
openfpga_flow/misc/ys_tmpl_yosys_vpr_bram_dsp_flow.ys
View File

@ -25,12 +25,12 @@ opt_clean
# demote inout ports to input or output port
# with follow-up optimizations to clean up AST
deminout
opt
opt -nodffe -nosdff
opt_expr
opt_clean
check
opt
opt -nodffe -nosdff
wreduce -keepdc
peepopt
pmuxtree
@ -58,10 +58,10 @@ chtype -set $mul t:$__soft_mul# Extract arithmetic functions
techmap
alumacc
share
opt
opt -nodffe -nosdff
fsm
# Run a quick follow-up optimization to sweep out unused nets/signals
opt -fast
opt -fast -nodffe -nosdff
# Optimize any memory cells by merging share-able ports and collecting all the ports belonging to memorcy cells
memory -nomap
opt_clean
@ -78,14 +78,15 @@ opt -undriven -fine
#########################
# Map flip-flops
#########################
dfflegalize -cell $_DFF_P_ 0
techmap -map +/adff2dff.v
opt_expr -mux_undef
simplemap
opt_expr
opt_merge
opt_dff
opt_dff -nodffe -nosdff
opt_clean
opt
opt -nodffe -nosdff
#########################
# Map LUTs