riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

add minor comments in task file for modelsim regression tests

This commit is contained in:
tangxifan 2019-11-16 22:34:03 -07:00
parent e6d14c8bf5
commit 96733f9ea8
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
openfpga_flow/tasks/mcnc_big20/config/task.conf
View File

@ -160,5 +160,6 @@ vpr_fpga_verilog_explicit_mapping=
vpr_fpga_x2p_compact_routing_hierarchy=
# If you wish to run Modelsim verification in batch, turn on the ini file outputting
vpr_fpga_verilog_print_simulation_ini=
# If you wish to run Modelsim verification in batch, turn off running iVerilog at the end of the flow
#end_flow_with_test=