riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #1136 from lnis-uofu/dependabot/submodules/vtr-verilog-to-routing-90ee6e6 

Bump vtr-verilog-to-routing from `d70659f` to `90ee6e6`
This commit is contained in:
tangxifan 2023-04-21 23:47:14 +08:00 committed by GitHub
parent 3905d14fd3 7694f71055
commit 95f97115ee
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vtr-verilog-to-routing

@ -1 +1 @@
Subproject commit d70659f424425dbaa6ecdb6dea40bf1841f02dac Subproject commit 90ee6e663a0e021604dff4552f5b7f9744cedd74