riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Tool] Tileable rr_graph now accept I/Os in center grid

This commit is contained in:
tangxifan 2020-12-04 17:43:35 -07:00
parent 1d0bdcfeca
commit 95c9e19901
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
vpr/src/tileable_rr_graph/tileable_rr_graph_node_builder.cpp
View File

@ -379,7 +379,7 @@ void load_one_grid_opin_nodes_basic_info(RRGraph& rr_graph,
SideManager side_manager(side);
/* skip unwanted sides */
if ( (true == is_io_type(cur_grid.type))
&& (side != io_side_manager.to_size_t()) ) {
&& (side != io_side_manager.to_size_t()) && (NUM_SIDES != io_side) ) {
continue;
}
/* Find OPINs */
@ -442,7 +442,7 @@ void load_one_grid_ipin_nodes_basic_info(RRGraph& rr_graph,
SideManager side_manager(side);
/* skip unwanted sides */
if ( (true == is_io_type(cur_grid.type))
&& (side != io_side_manager.to_size_t()) ) {
&& (side != io_side_manager.to_size_t()) && (NUM_SIDES != io_side) ) {
continue;
}