riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[test] fixed the bug that golden netlists are modified

This commit is contained in:
tangxifan 2023-11-14 09:28:57 -08:00
parent 59d086a27f
commit 913434b70d
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga_flow/vpr_arch/k4_N4_tileable_40nm.xml
View File

@ -67,7 +67,7 @@
</tiles>
<!-- ODIN II specific config ends -->
<!-- Physical descriptions begin -->
<layout tileable="true" concat_wire="false" concat_pass_wire="false">
<layout tileable="true" concat_wire="false" concat_pass_wire="true">
<auto_layout aspect_ratio="1.0">
<!--Perimeter of 'io' blocks with 'EMPTY' blocks at corners-->
<perimeter type="io" priority="100"/>