riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[engine] remove warnings

This commit is contained in:
tangxifan 2022-08-18 15:56:18 -07:00
parent 2d05462219
commit 903dd6cef6
4 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
libs/libopenfpgautil/src/openfpga_decode.h
View File

@ -17,7 +17,7 @@ namespace openfpga {
/****************************************
* Constants
*/
constexpr char DONT_CARE_CHAR = 'x';
constexpr const char DONT_CARE_CHAR = 'x';
std::vector<size_t> ito1hot_vec(const size_t& in_int,
const size_t& bin_len);

2
libs/libpcf/src/io/pcf_reader.cpp
View File

@ -19,7 +19,7 @@ namespace openfpga {
/**************************************************
* Constants
*************************************************/
constexpr char COMMENT = '#';
constexpr const char COMMENT = '#';
/********************************************************************
* A writer to output a repack pin constraint object to XML format

2
libs/libpcf/src/io/pcf_writer.cpp
View File

@ -21,7 +21,7 @@ namespace openfpga {
/**************************************************
* Constants
*************************************************/
constexpr char* CMD_SET_IO = "set_io";
constexpr const char* CMD_SET_IO = "set_io";
/********************************************************************
* A writer to output a repack pin constraint object to XML format

2
openfpga/src/ctag_src.sh
View File

@ -1,2 +1,2 @@
ctags -R . ../../libopenfpga/*/src/* ../../vtr-verilog-to-routing/libs/*/src/* ../../vtr-verilog-to-routing/libs/*/src/*/* ../../vtr-verilog-to-routing/vpr/src/*/*
ctags -R . ../../libs/*/src/* ../../vtr-verilog-to-routing/libs/*/src/* ../../vtr-verilog-to-routing/libs/*/src/*/* ../../vtr-verilog-to-routing/vpr/src/*/*