riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] code format

This commit is contained in:
tangxifan 2024-09-18 21:10:31 -07:00
parent 44a07704ff
commit 8e04d473f2
1 changed files with 30 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
libs/libarchopenfpga/src/check_circuit_library.cpp
View File

@ -803,38 +803,48 @@ static size_t check_io_circuit_model(const CircuitLibrary& circuit_lib) {
/************************************************************************ /************************************************************************
* Check the last stage pass gate logic model is the same type as default * Check the last stage pass gate logic model is the same type as default
***********************************************************************/ ***********************************************************************/
static static size_t check_pass_gate_circuit_model_consistency(
size_t check_pass_gate_circuit_model_consistency(const CircuitLibrary& circuit_lib) { const CircuitLibrary& circuit_lib) {
size_t num_err = 0; size_t num_err = 0;
for (const CircuitModelId& mux_model : circuit_lib.models_by_type(CIRCUIT_MODEL_MUX)) { for (const CircuitModelId& mux_model :
circuit_lib.models_by_type(CIRCUIT_MODEL_MUX)) {
CircuitModelId pgl_model = circuit_lib.pass_gate_logic_model(mux_model); CircuitModelId pgl_model = circuit_lib.pass_gate_logic_model(mux_model);
CircuitModelId last_stage_pgl_model = circuit_lib.last_stage_pass_gate_logic_model(mux_model); CircuitModelId last_stage_pgl_model =
circuit_lib.last_stage_pass_gate_logic_model(mux_model);
if (!circuit_lib.valid_model_id(pgl_model)) { if (!circuit_lib.valid_model_id(pgl_model)) {
VTR_LOGF_ERROR(__FILE__, __LINE__, VTR_LOGF_ERROR(
__FILE__, __LINE__,
"The pass-gate logic circuit model '%s' of '%s' is not valid!\n", "The pass-gate logic circuit model '%s' of '%s' is not valid!\n",
circuit_lib.pass_gate_logic_model_name(mux_model).c_str(), circuit_lib.pass_gate_logic_model_name(mux_model).c_str(),
circuit_lib.model_name(mux_model).c_str()); circuit_lib.model_name(mux_model).c_str());
num_err++; num_err++;
} }
if (!circuit_lib.valid_model_id(last_stage_pgl_model)) { if (!circuit_lib.valid_model_id(last_stage_pgl_model)) {
VTR_LOGF_ERROR(__FILE__, __LINE__, VTR_LOGF_ERROR(
"The last stage pass-gate logic circuit model '%s' of '%s' is not valid!\n", __FILE__, __LINE__,
"The last stage pass-gate logic circuit model '%s' of '%s' is not "
"valid!\n",
circuit_lib.last_stage_pass_gate_logic_model_name(mux_model).c_str(), circuit_lib.last_stage_pass_gate_logic_model_name(mux_model).c_str(),
circuit_lib.model_name(mux_model).c_str()); circuit_lib.model_name(mux_model).c_str());
num_err++; num_err++;
} }
if (circuit_lib.model_type(pgl_model) != circuit_lib.model_type(last_stage_pgl_model)) { if (circuit_lib.model_type(pgl_model) !=
VTR_LOGF_ERROR(__FILE__, __LINE__, circuit_lib.model_type(last_stage_pgl_model)) {
"The last stage pass-gate logic circuit model '%s' of '%s' should be the same type as its regular pass-gate logic model '%s'!\n", VTR_LOGF_ERROR(
__FILE__, __LINE__,
"The last stage pass-gate logic circuit model '%s' of '%s' should be "
"the same type as its regular pass-gate logic model '%s'!\n",
circuit_lib.model_name(last_stage_pgl_model).c_str(), circuit_lib.model_name(last_stage_pgl_model).c_str(),
circuit_lib.model_name(mux_model).c_str(), circuit_lib.model_name(mux_model).c_str(),
circuit_lib.model_name(pgl_model).c_str()); circuit_lib.model_name(pgl_model).c_str());
num_err++; num_err++;
} }
if (pgl_model != last_stage_pgl_model && circuit_lib.gate_type(pgl_model) != CIRCUIT_MODEL_GATE_MUX2) { if (pgl_model != last_stage_pgl_model &&
circuit_lib.gate_type(pgl_model) != CIRCUIT_MODEL_GATE_MUX2) {
VTR_LOGF_ERROR(__FILE__, __LINE__, VTR_LOGF_ERROR(__FILE__, __LINE__,
"The last stage pass-gate logic circuit model '%s' of '%s' should be a MUX2 gate!\n", "The last stage pass-gate logic circuit model '%s' of "
"'%s' should be a MUX2 gate!\n",
circuit_lib.model_name(last_stage_pgl_model).c_str(), circuit_lib.model_name(last_stage_pgl_model).c_str(),
circuit_lib.model_name(mux_model).c_str()); circuit_lib.model_name(mux_model).c_str());
num_err++; num_err++;