riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #1468 from chungshien/master 

Issue:1466 - Fix WL ordering in bitstream generation
This commit is contained in:
tangxifan 2023-12-01 09:43:24 -08:00 committed by GitHub
parent d2109946fb c18f4d7f44
commit 8c4895d65f
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga/src/fpga_bitstream/write_text_fabric_bitstream.cpp
View File

@ -652,7 +652,7 @@ int write_fabric_bitstream_to_text_file(
// bitstream
status = fast_write_memory_bank_flatten_fabric_bitstream_to_text_file(
fp, apply_fast_configuration, bit_value_to_skip, fabric_bitstream,
options.keep_dont_care_bits(), options.wl_decremental_order());
options.keep_dont_care_bits(), !options.wl_decremental_order());
} else if (BLWL_PROTOCOL_FLATTEN == config_protocol.bl_protocol_type()) {
status = write_memory_bank_flatten_fabric_bitstream_to_text_file(