[OpenFPGA Tool] Bug fix for the edge trigger attribute in cirucit library

This commit is contained in:
tangxifan 2020-09-23 20:37:28 -06:00
parent 3d234d840b
commit 8b8ce22fd1
1 changed files with 1 additions and 0 deletions

View File

@ -1380,6 +1380,7 @@ CircuitPortId CircuitLibrary::add_model_port(const CircuitModelId& model_id,
port_is_reset_.push_back(false);
port_is_set_.push_back(false);
port_is_config_enable_.push_back(false);
port_is_edge_triggered_.push_back(false);
port_is_prog_.push_back(false);
port_tri_state_model_names_.emplace_back();
port_tri_state_model_ids_.push_back(CircuitModelId::INVALID());