riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Test] Patch regression test script due to the change of DPRAM test case

This commit is contained in:
tangxifan 2021-04-28 12:45:52 -06:00
parent b72d4bd807
commit 870432e7f1
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
openfpga_flow/regression_test_scripts/fpga_verilog_reg_test.sh
View File

@ -38,11 +38,11 @@ run-task fpga_verilog/adder/hard_adder --debug --show_thread_logs
echo -e "Testing Verilog generation with soft adder chain in CLBs "; echo -e "Testing Verilog generation with soft adder chain in CLBs ";
run-task fpga_verilog/adder/soft_adder --debug --show_thread_logs run-task fpga_verilog/adder/soft_adder --debug --show_thread_logs
echo -e "Testing Verilog generation with 16k block RAMs "; echo -e "Testing Verilog generation with 1k block RAMs ";
run-task fpga_verilog/bram/dpram16k --debug --show_thread_logs run-task fpga_verilog/bram/dpram1k --debug --show_thread_logs
echo -e "Testing Verilog generation with 16k block RAMs spanning two columns "; echo -e "Testing Verilog generation with 1k block RAMs spanning two columns ";
run-task fpga_verilog/bram/wide_dpram16k --debug --show_thread_logs run-task fpga_verilog/bram/wide_dpram1k --debug --show_thread_logs
echo -e "Testing Verilog generation with heterogeneous fabric using 8-bit single-mode multipliers "; echo -e "Testing Verilog generation with heterogeneous fabric using 8-bit single-mode multipliers ";
run-task fpga_verilog/dsp/single_mode_mult_8x8 --debug --show_thread_logs run-task fpga_verilog/dsp/single_mode_mult_8x8 --debug --show_thread_logs