riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added decoder benchmark

This commit is contained in:
CHARAS SAMY 2020-05-01 15:53:13 -06:00
parent 32d244ba63
commit 85bbed1b1f
3 changed files with 30 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
openfpga_flow/benchmarks/micro_benchmark/decoder_2_4/decoder_2_4.act Normal file
View File

@ -0,0 +1,6 @@
in0 0.479400 0.202400
in1 0.492200 0.201800
out0 0.260600 0.043600
out1 0.247200 0.049545
out2 0.260000 0.049545
out3 0.232200 0.041515

13
openfpga_flow/benchmarks/micro_benchmark/decoder_2_4/decoder_2_4.blif Normal file
View File

@ -0,0 +1,13 @@
# Benchmark "decoder_2_4" written by ABC on Fri May 1 15:36:33 2020
.model decoder_2_4
.inputs in0 in1
.outputs out0 out1 out2 out3
.names in0 in1 out0
00 1
.names in1 in0 out1
01 1
.names in0 in1 out2
01 1
.names in0 in1 out3
11 1
.end

11
openfpga_flow/benchmarks/micro_benchmark/decoder_2_4/decoder_2_4.v Normal file
View File

@ -0,0 +1,11 @@
module decoder_2_4(in0,in1,out0,out1,out2,out3);
input in0,in1;
output out0,out1,out2,out3;
assign out0 = ~in0 & ~in1;
assign out1 = in0 & ~in1;
assign out2 = ~in0 & in1;
assign out3 = in0 & in1;
endmodule