riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Arch] Patch arch using 16kbit DPRAM due to wrong addr sizes

This commit is contained in:
tangxifan 2021-04-27 23:41:14 -06:00
parent 0bec4b3f32
commit 834657f2da
3 changed files with 25 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
openfpga_flow/openfpga_arch/k6_frac_N10_adder_chain_mem16K_40nm_openfpga.xml
View File

@ -147,7 +147,7 @@
<port type="input" prefix="set" lib_name="SET" size="1" is_global="true" default_val="0" is_set="true"/> <port type="input" prefix="set" lib_name="SET" size="1" is_global="true" default_val="0" is_set="true"/>
<port type="input" prefix="reset" lib_name="RST" size="1" is_global="true" default_val="0" is_reset="true"/> <port type="input" prefix="reset" lib_name="RST" size="1" is_global="true" default_val="0" is_reset="true"/>
<port type="output" prefix="Q" size="1"/> <port type="output" prefix="Q" size="1"/>
<port type="clock" prefix="clk" lib_name="CK" size="1" is_global="true" default_val="0" /> <port type="clock" prefix="clk" lib_name="CK" size="1"/>
</circuit_model> </circuit_model>
<circuit_model type="lut" name="frac_lut6" prefix="frac_lut6" dump_structural_verilog="true"> <circuit_model type="lut" name="frac_lut6" prefix="frac_lut6" dump_structural_verilog="true">
<design_technology type="cmos" fracturable_lut="true"/> <design_technology type="cmos" fracturable_lut="true"/>
@ -198,8 +198,8 @@
<design_technology type="cmos"/> <design_technology type="cmos"/>
<input_buffer exist="true" circuit_model_name="INVTX1"/> <input_buffer exist="true" circuit_model_name="INVTX1"/>
<output_buffer exist="true" circuit_model_name="INVTX1"/> <output_buffer exist="true" circuit_model_name="INVTX1"/>
<port type="input" prefix="waddr" size="12"/> <port type="input" prefix="waddr" size="11"/>
<port type="input" prefix="raddr" size="12"/> <port type="input" prefix="raddr" size="11"/>
<port type="input" prefix="data_in" size="8"/> <port type="input" prefix="data_in" size="8"/>
<port type="input" prefix="wen" size="1"/> <port type="input" prefix="wen" size="1"/>
<port type="input" prefix="ren" size="1"/> <port type="input" prefix="ren" size="1"/>

19
openfpga_flow/vpr_arch/k6_frac_N10_tileable_adder_chain_mem16K_40nm.xml
View File

@ -164,6 +164,7 @@
<output name="cout" num_pins="1"/> <output name="cout" num_pins="1"/>
<clock name="clk" num_pins="1"/> <clock name="clk" num_pins="1"/>
<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"> <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
<fc_override port_name="cin" fc_type="frac" fc_val="0"/> <fc_override port_name="cin" fc_type="frac" fc_val="0"/>
<fc_override port_name="cout" fc_type="frac" fc_val="0"/> <fc_override port_name="cout" fc_type="frac" fc_val="0"/>
</fc> </fc>
@ -180,20 +181,22 @@
<equivalent_sites> <equivalent_sites>
<site pb_type="memory"/> <site pb_type="memory"/>
</equivalent_sites> </equivalent_sites>
<input name="waddr" num_pins="12"/> <input name="waddr" num_pins="11"/>
<input name="raddr" num_pins="12"/> <input name="raddr" num_pins="11"/>
<input name="data_in" num_pins="8"/> <input name="data_in" num_pins="8"/>
<input name="wen" num_pins="1"/> <input name="wen" num_pins="1"/>
<input name="ren" num_pins="1"/> <input name="ren" num_pins="1"/>
<output name="data_out" num_pins="8"/> <output name="data_out" num_pins="8"/>
<clock name="clk" num_pins="1"/> <clock name="clk" num_pins="1"/>
<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/> <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
</fc>
<pinlocations pattern="custom"> <pinlocations pattern="custom">
<loc side="left" yoffset="0">memory.clk</loc> <loc side="left" yoffset="0">memory.clk</loc>
<loc side="top" yoffset="1"></loc> <loc side="top" yoffset="1"></loc>
<loc side="right" yoffset="0">memory.wen memory.waddr[0:3] memory.raddr[0:3] memory.data_in[0:2] memory.data_out[0:2]</loc> <loc side="right" yoffset="0">memory.wen memory.waddr[0:3] memory.raddr[0:3] memory.data_in[0:2] memory.data_out[0:2]</loc>
<loc side="right" yoffset="1">memory.ren memory.waddr[4:7] memory.raddr[4:7] memory.data_in[3:5] memory.data_out[3:5]</loc> <loc side="right" yoffset="1">memory.ren memory.waddr[4:7] memory.raddr[4:7] memory.data_in[3:5] memory.data_out[3:5]</loc>
<loc side="bottom" yoffset="0">memory.waddr[8:11] memory.raddr[8:11] memory.data_in[6:7] memory.data_out[6:7]</loc> <loc side="bottom" yoffset="0">memory.waddr[8:10] memory.raddr[8:10] memory.data_in[6:7] memory.data_out[6:7]</loc>
</pinlocations> </pinlocations>
</tile> </tile>
</tiles> </tiles>
@ -688,8 +691,8 @@
<!-- Define general purpose logic block (CLB) ends --> <!-- Define general purpose logic block (CLB) ends -->
<!-- Define single-mode dual-port memory begin --> <!-- Define single-mode dual-port memory begin -->
<pb_type name="memory"> <pb_type name="memory">
<input name="waddr" num_pins="12"/> <input name="waddr" num_pins="11"/>
<input name="raddr" num_pins="12"/> <input name="raddr" num_pins="11"/>
<input name="data_in" num_pins="8"/> <input name="data_in" num_pins="8"/>
<input name="wen" num_pins="1"/> <input name="wen" num_pins="1"/>
<input name="ren" num_pins="1"/> <input name="ren" num_pins="1"/>
@ -701,8 +704,8 @@
--> -->
<mode name="mem_2048x8_dp"> <mode name="mem_2048x8_dp">
<pb_type name="mem_2048x8_dp" blif_model=".subckt dpram_2048x8" num_pb="1"> <pb_type name="mem_2048x8_dp" blif_model=".subckt dpram_2048x8" num_pb="1">
<input name="waddr" num_pins="12" port_class="address1"/> <input name="waddr" num_pins="11" port_class="address1"/>
<input name="raddr" num_pins="12" port_class="address2"/> <input name="raddr" num_pins="11" port_class="address2"/>
<input name="data_in" num_pins="8" port_class="data_in1"/> <input name="data_in" num_pins="8" port_class="data_in1"/>
<input name="wen" num_pins="1" port_class="write_en1"/> <input name="wen" num_pins="1" port_class="write_en1"/>
<input name="ren" num_pins="1" port_class="write_en2"/> <input name="ren" num_pins="1" port_class="write_en2"/>

19
openfpga_flow/vpr_arch/k6_frac_N10_tileable_adder_chain_wide_mem16K_40nm.xml
View File

@ -164,6 +164,7 @@
<output name="cout" num_pins="1"/> <output name="cout" num_pins="1"/>
<clock name="clk" num_pins="1"/> <clock name="clk" num_pins="1"/>
<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"> <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
<fc_override port_name="cin" fc_type="frac" fc_val="0"/> <fc_override port_name="cin" fc_type="frac" fc_val="0"/>
<fc_override port_name="cout" fc_type="frac" fc_val="0"/> <fc_override port_name="cout" fc_type="frac" fc_val="0"/>
</fc> </fc>
@ -180,14 +181,16 @@
<equivalent_sites> <equivalent_sites>
<site pb_type="memory"/> <site pb_type="memory"/>
</equivalent_sites> </equivalent_sites>
<input name="waddr" num_pins="12"/> <input name="waddr" num_pins="11"/>
<input name="raddr" num_pins="12"/> <input name="raddr" num_pins="11"/>
<input name="data_in" num_pins="8"/> <input name="data_in" num_pins="8"/>
<input name="wen" num_pins="1"/> <input name="wen" num_pins="1"/>
<input name="ren" num_pins="1"/> <input name="ren" num_pins="1"/>
<output name="data_out" num_pins="8"/> <output name="data_out" num_pins="8"/>
<clock name="clk" num_pins="1"/> <clock name="clk" num_pins="1"/>
<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/> <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
</fc>
<pinlocations pattern="custom"> <pinlocations pattern="custom">
<loc side="left" yoffset="0">memory.clk memory.waddr[0:1] memory.raddr[0:1] memory.data_in[0:0] memory.data_out[0:0]</loc> <loc side="left" yoffset="0">memory.clk memory.waddr[0:1] memory.raddr[0:1] memory.data_in[0:0] memory.data_out[0:0]</loc>
<loc side="left" yoffset="1">memory.waddr[2:3] memory.raddr[2:3] memory.data_in[1:1] memory.data_out[1:1]</loc> <loc side="left" yoffset="1">memory.waddr[2:3] memory.raddr[2:3] memory.data_in[1:1] memory.data_out[1:1]</loc>
@ -196,7 +199,7 @@
<loc side="right" xoffset="1" yoffset="0">memory.waddr[8:8] memory.raddr[8:8] memory.data_in[4:4] memory.data_out[4:4]</loc> <loc side="right" xoffset="1" yoffset="0">memory.waddr[8:8] memory.raddr[8:8] memory.data_in[4:4] memory.data_out[4:4]</loc>
<loc side="right" xoffset="1" yoffset="1">memory.waddr[9:9] memory.raddr[9:9] memory.data_in[5:5] memory.data_out[5:5]</loc> <loc side="right" xoffset="1" yoffset="1">memory.waddr[9:9] memory.raddr[9:9] memory.data_in[5:5] memory.data_out[5:5]</loc>
<loc side="bottom" xoffset="0">memory.wen memory.waddr[10:10] memory.raddr[10:10] memory.data_in[6:6] memory.data_out[6:6]</loc> <loc side="bottom" xoffset="0">memory.wen memory.waddr[10:10] memory.raddr[10:10] memory.data_in[6:6] memory.data_out[6:6]</loc>
<loc side="bottom" xoffset="1">memory.ren memory.waddr[11:11] memory.raddr[11:11] memory.data_in[7:7] memory.data_out[7:7]</loc> <loc side="bottom" xoffset="1">memory.ren memory.data_in[7:7] memory.data_out[7:7]</loc>
</pinlocations> </pinlocations>
</tile> </tile>
</tiles> </tiles>
@ -691,8 +694,8 @@
<!-- Define general purpose logic block (CLB) ends --> <!-- Define general purpose logic block (CLB) ends -->
<!-- Define single-mode dual-port memory begin --> <!-- Define single-mode dual-port memory begin -->
<pb_type name="memory"> <pb_type name="memory">
<input name="waddr" num_pins="12"/> <input name="waddr" num_pins="11"/>
<input name="raddr" num_pins="12"/> <input name="raddr" num_pins="11"/>
<input name="data_in" num_pins="8"/> <input name="data_in" num_pins="8"/>
<input name="wen" num_pins="1"/> <input name="wen" num_pins="1"/>
<input name="ren" num_pins="1"/> <input name="ren" num_pins="1"/>
@ -704,8 +707,8 @@
--> -->
<mode name="mem_2048x8_dp"> <mode name="mem_2048x8_dp">
<pb_type name="mem_2048x8_dp" blif_model=".subckt dpram_2048x8" num_pb="1"> <pb_type name="mem_2048x8_dp" blif_model=".subckt dpram_2048x8" num_pb="1">
<input name="waddr" num_pins="12" port_class="address1"/> <input name="waddr" num_pins="11" port_class="address1"/>
<input name="raddr" num_pins="12" port_class="address2"/> <input name="raddr" num_pins="11" port_class="address2"/>
<input name="data_in" num_pins="8" port_class="data_in1"/> <input name="data_in" num_pins="8" port_class="data_in1"/>
<input name="wen" num_pins="1" port_class="write_en1"/> <input name="wen" num_pins="1" port_class="write_en1"/>
<input name="ren" num_pins="1" port_class="write_en2"/> <input name="ren" num_pins="1" port_class="write_en2"/>