riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Flow] Allows benchmark specific var declaraton

This commit is contained in:
Ganesh Gore 2021-07-01 22:19:53 -06:00
parent 4818e08448
commit 81f9dff9ff
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
openfpga_flow/scripts/run_fpga_task.py
View File

@ -271,6 +271,9 @@ def generate_each_task_actions(taskname):
fallback=ys_rewrite_for_task_common) fallback=ys_rewrite_for_task_common)
CurrBenchPara["chan_width"] = SynthSection.get(bech_name+"_chan_width", CurrBenchPara["chan_width"] = SynthSection.get(bech_name+"_chan_width",
fallback=chan_width_common) fallback=chan_width_common)
for eachKey, eachValue in SynthSection.items():
eachKey = eachKey.replace(bech_name+"_","")
CurrBenchPara[eachKey] = eachValue
if GeneralSection.get("fpga_flow") == "vpr_blif": if GeneralSection.get("fpga_flow") == "vpr_blif":
# Check if activity file exist # Check if activity file exist