riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Test] Add an example test key for multi-region QuickLogic memory bank using shift registers

This commit is contained in:
tangxifan 2021-10-05 11:46:58 -07:00
parent b21f212031
commit 80fd1efd61
1 changed files with 39 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

39
openfpga_flow/fabric_keys/k4_N4_2x2_multi_region_qlbanksr_sample_key.xml Normal file
View File

@ -0,0 +1,39 @@
<fabric_key>
<region id="0">
<key id="0" name="grid_io_bottom" value="1" alias="grid_io_bottom_1__0_" column="2" row="0"/>
<key id="1" name="grid_io_bottom" value="0" alias="grid_io_bottom_2__0_" column="4" row="0"/>
<key id="2" name="grid_io_right" value="1" alias="grid_io_right_3__1_" column="6" row="2"/>
<key id="3" name="sb_0__1_" value="0" alias="sb_0__1_" column="1" row="3"/>
<key id="4" name="sb_0__0_" value="0" alias="sb_0__0_" column="1" row="1"/>
<key id="5" name="cby_0__1_" value="0" alias="cby_0__1_" column="1" row="2"/>
<key id="6" name="grid_io_left" value="0" alias="grid_io_left_0__1_" column="0" row="2"/>
<key id="7" name="sb_1__0_" value="0" alias="sb_1__0_" column="3" row="1"/>
<key id="8" name="cbx_1__0_" value="0" alias="cbx_1__0_" column="2" row="1"/>
<key id="9" name="cby_1__1_" value="0" alias="cby_1__1_" column="3" row="2"/>
<key id="10" name="grid_clb" value="0" alias="grid_clb_1__1_" column="2" row="2"/>
<key id="11" name="sb_2__0_" value="0" alias="sb_2__0_" column="5" row="1"/>
<key id="12" name="cbx_1__0_" value="1" alias="cbx_2__0_" column="4" row="1"/>
<key id="13" name="cby_2__1_" value="0" alias="cby_2__1_" column="5" row="2"/>
<key id="14" name="grid_clb" value="2" alias="grid_clb_2__1_" column="4" row="2"/>
<key id="15" name="sb_2__1_" value="0" alias="sb_2__1_" column="5" row="3"/>
<key id="16" name="cbx_1__1_" value="1" alias="cbx_2__1_" column="4" row="3"/>
<key id="17" name="sb_1__1_" value="0" alias="sb_1__1_" column="3" row="3"/>
<key id="18" name="cbx_1__1_" value="0" alias="cbx_1__1_" column="2" row="3"/>
</region>
<region id="1">
<key id="19" name="grid_io_right" value="0" alias="grid_io_right_3__2_" column="6" row="4"/>
<key id="20" name="sb_2__2_" value="0" alias="sb_2__2_" column="5" row="5"/>
<key id="21" name="cbx_1__2_" value="1" alias="cbx_2__2_" column="4" row="5"/>
<key id="22" name="grid_io_top" value="1" alias="grid_io_top_2__3_" column="4" row="6"/>
<key id="23" name="sb_1__2_" value="0" alias="sb_1__2_" column="3" row="5"/>
<key id="24" name="cbx_1__2_" value="0" alias="cbx_1__2_" column="2" row="5"/>
<key id="25" name="grid_io_top" value="0" alias="grid_io_top_1__3_" column="2" row="6"/>
<key id="26" name="sb_0__2_" value="0" alias="sb_0__2_" column="1" row="5"/>
<key id="27" name="cby_0__1_" value="1" alias="cby_0__2_" column="1" row="4"/>
<key id="28" name="grid_io_left" value="1" alias="grid_io_left_0__2_" column="0" row="4"/>
<key id="29" name="cby_2__1_" value="1" alias="cby_2__2_" column="5" row="4"/>
<key id="30" name="grid_clb" value="3" alias="grid_clb_2__2_" column="4" row="4"/>
<key id="31" name="cby_1__1_" value="1" alias="cby_1__2_" column="3" row="4"/>
<key id="32" name="grid_clb" value="1" alias="grid_clb_1__2_" column="2" row="4"/>
</region>
</fabric_key>