riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Updated task file to run formal verification

This commit is contained in:
ganeshgore 2020-04-11 18:30:21 -06:00
parent e6de0cdce0
commit 80bdb41df6
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
openfpga_flow/tasks/OpenFPGAShell_Example/config/task.conf
View File

@ -31,3 +31,4 @@ bench0_chan_width = 300
[SCRIPT_PARAM_MIN_ROUTE_CHAN_WIDTH]
end_flow_with_test=
vpr_fpga_verilog_formal_verification_top_netlist=