riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[OpenFPGA Tool] Bug Fix on the tileable RRG for multi segment

This commit is contained in:
tangxifan 2020-09-22 12:47:02 -06:00
parent 13df6c1c21
commit 801055b007
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
vpr/src/tileable_rr_graph/tileable_rr_graph_gsb.cpp
View File

@ -1211,7 +1211,7 @@ t_track2pin_map build_gsb_track_to_ipin_map(const RRGraph& rr_graph,
ipin_Fc_out.push_back(ipin_Fc);
if (0 != ipin_Fc) {
skip_conn2track = false;
break;
continue;
}
}
@ -1290,7 +1290,7 @@ t_pin2track_map build_gsb_opin_to_track_map(const RRGraph& rr_graph,
opin_Fc_out.push_back(opin_Fc);
if (0 != opin_Fc) {
skip_conn2track = false;
break;
continue;
}
}