riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[CI] Deploy vtr benchmark regression test to CI

This commit is contained in:
tangxifan 2021-03-17 15:15:54 -06:00
parent f9dc7c1b54
commit 7a986defba
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
.github/workflows/build.yml vendored
View File

@ -256,6 +256,7 @@ jobs:
- name: fpga_sdc_reg_test - name: fpga_sdc_reg_test
- name: fpga_spice_reg_test - name: fpga_spice_reg_test
- name: quicklogic_reg_test - name: quicklogic_reg_test
- name: vtr_benchmark_reg_test
steps: steps:
- name: Checkout OpenFPGA repo - name: Checkout OpenFPGA repo
uses: actions/checkout@v2 uses: actions/checkout@v2