riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Test] Add golden results for IWLS2005 as a simple QoR check

This commit is contained in:
tangxifan 2021-04-22 19:27:31 -06:00
parent a16896054d
commit 784713e88a
3 changed files with 27 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
openfpga_flow/regression_test_scripts/iwls_benchmark_reg_test.sh
View File

@ -10,3 +10,4 @@ echo -e "IWLS'05 benchmark regression tests";
run-task benchmark_sweep/iwls2005 --debug --show_thread_logs
# Run a quick but relaxed QoR check for heterogeneous blocks
#python3 openfpga_flow/scripts/check_qor.py --reference_csv_file openfpga_flow/tasks/benchmark_sweep/vtr_benchmarks/config/vtr_benchmark_golden_results.csv --check_csv_file openfpga_flow/tasks/benchmark_sweep/vtr_benchmarks/latest/task_result.csv --metric_checklist_csv_file openfpga_flow/tasks/benchmark_sweep/vtr_benchmarks/config/metric_checklist.csv --check_tolerance 0.2,100
python3 openfpga_flow/scripts/check_qor.py --reference_csv_file openfpga_flow/tasks/benchmark_sweep/iwls2005/config/iwls_benchmark_golden_results.csv --check_csv_file openfpga_flow/tasks/benchmark_sweep/iwls2005/latest/task_result.csv --metric_checklist_csv_file openfpga_flow/tasks/benchmark_sweep/iwls2005/config/metric_checklist.csv --check_tolerance 0.2,100

20
openfpga_flow/tasks/benchmark_sweep/iwls2005/config/iwls_benchmark_golden_results.csv Normal file
View File

@ -0,0 +1,20 @@
mult_blocks,total_routing_area,total_routing_time,TotalRunTime,packing_time,name,io_blocks,memory_blocks,placement_time,average_net_length,routing_time,clb_blocks,critical_path,total_wire_length,total_logic_block_area
0,8.02931,3.53,143,85.87,00_eth_top_MIN_ROUTE_CHAN_WIDTH,211,4,6.78,15.2037,3.53,292,4.34288e-09,36945,1
0,7.23279,3.54,108,53.90,00_mc_top_MIN_ROUTE_CHAN_WIDTH,267,0,5.49,17.0883,3.54,254,7.331640000000001e-09,35800,1
0,620306.,0.17,14,10.78,00_simple_spi_top_MIN_ROUTE_CHAN_WIDTH,28,0,0.33,7.10949,0.17,18,2.56241e-09,974,970092
0,5.94202,3.04,85,34.23,00_tv80s_MIN_ROUTE_CHAN_WIDTH,46,0,3.71,19.8659,3.04,202,8.90858e-09,32600,1
0,1.13704,5.56,211,139.55,00_vga_enh_top_MIN_ROUTE_CHAN_WIDTH,196,11,10.12,16.2042,5.56,414,3.8128200000000005e-09,63472,2
0,7.23279,2.87,338,31.76,00_aes_cipher_top_MIN_ROUTE_CHAN_WIDTH,388,0,6.09,14.2891,2.87,267,4.37135e-09,30993,1
0,9.51115,4.49,274,51.71,00_aes_inv_cipher_top_MIN_ROUTE_CHAN_WIDTH,389,16,7.55,15.5093,4.49,343,4.749290000000001e-09,40898,2
1,1.13704,6.18,431,91.44,00_fpu_MIN_ROUTE_CHAN_WIDTH,110,0,8.42,14.6717,6.18,429,1.6591900000000002e-07,58012,2
0,1.13704,5.7,275,201.24,00_pci_bridge32_MIN_ROUTE_CHAN_WIDTH,367,0,11.01,14.4637,5.70,424,4.54535e-09,64002,2
0,2.10319,0.84,25,11.70,00_spi_top_MIN_ROUTE_CHAN_WIDTH,90,0,1.25,14.5174,0.84,69,5.46323e-09,7941,3
0,4.62242,1.97,60,29.06,00_aes_MIN_ROUTE_CHAN_WIDTH,389,0,3.77,15.9033,1.97,151,5.37676e-09,21883,8
0,8.86284,4.28,199,139.64,00_usbf_top_MIN_ROUTE_CHAN_WIDTH,235,0,6.63,17.6241,4.28,305,5.084290000000001e-09,48290,1
0,1.21212,86.15,694,97.52,00_wb_conmax_top_MIN_ROUTE_CHAN_WIDTH,2546,0,64.43,42.0125,86.15,831,5.21772e-09,258839,4
0,789582.,0.3,10,5.62,00_i2c_master_top_MIN_ROUTE_CHAN_WIDTH,33,0,0.41,7.73636,0.30,23,3.07388e-09,1702,1
0,620306.,0.16,8,4.79,00_sasc_top_MIN_ROUTE_CHAN_WIDTH,28,0,0.24,6.14844,0.16,17,1.77641e-09,787,916198
0,417802.,0.1,4,2.35,00_pcm_slv_top_MIN_ROUTE_CHAN_WIDTH,28,0,0.14,5.20548,0.10,9,1.68994e-09,380,485046
0,1.43501,0.49,42,31.70,00_des_MIN_ROUTE_CHAN_WIDTH,189,0,0.84,9.10709,0.49,43,3.6623500000000003e-09,5783,2
0,620306.,0.15,6,2.75,00_usb_phy_MIN_ROUTE_CHAN_WIDTH,33,0,0.21,6.56044,0.15,13,1.75847e-09,597,700622
0,3.94926,1.45,78,31.64,00_wb_dma_top_MIN_ROUTE_CHAN_WIDTH,431,0,2.89,13.4492,1.45,85,4.274350000000001e-09,14041,4
1 mult_blocks total_routing_area total_routing_time TotalRunTime packing_time name io_blocks memory_blocks placement_time average_net_length routing_time clb_blocks critical_path total_wire_length total_logic_block_area
2 0 8.02931 3.53 143 85.87 00_eth_top_MIN_ROUTE_CHAN_WIDTH 211 4 6.78 15.2037 3.53 292 4.34288e-09 36945 1
3 0 7.23279 3.54 108 53.90 00_mc_top_MIN_ROUTE_CHAN_WIDTH 267 0 5.49 17.0883 3.54 254 7.331640000000001e-09 35800 1
4 0 620306. 0.17 14 10.78 00_simple_spi_top_MIN_ROUTE_CHAN_WIDTH 28 0 0.33 7.10949 0.17 18 2.56241e-09 974 970092
5 0 5.94202 3.04 85 34.23 00_tv80s_MIN_ROUTE_CHAN_WIDTH 46 0 3.71 19.8659 3.04 202 8.90858e-09 32600 1
6 0 1.13704 5.56 211 139.55 00_vga_enh_top_MIN_ROUTE_CHAN_WIDTH 196 11 10.12 16.2042 5.56 414 3.8128200000000005e-09 63472 2
7 0 7.23279 2.87 338 31.76 00_aes_cipher_top_MIN_ROUTE_CHAN_WIDTH 388 0 6.09 14.2891 2.87 267 4.37135e-09 30993 1
8 0 9.51115 4.49 274 51.71 00_aes_inv_cipher_top_MIN_ROUTE_CHAN_WIDTH 389 16 7.55 15.5093 4.49 343 4.749290000000001e-09 40898 2
9 1 1.13704 6.18 431 91.44 00_fpu_MIN_ROUTE_CHAN_WIDTH 110 0 8.42 14.6717 6.18 429 1.6591900000000002e-07 58012 2
10 0 1.13704 5.7 275 201.24 00_pci_bridge32_MIN_ROUTE_CHAN_WIDTH 367 0 11.01 14.4637 5.70 424 4.54535e-09 64002 2
11 0 2.10319 0.84 25 11.70 00_spi_top_MIN_ROUTE_CHAN_WIDTH 90 0 1.25 14.5174 0.84 69 5.46323e-09 7941 3
12 0 4.62242 1.97 60 29.06 00_aes_MIN_ROUTE_CHAN_WIDTH 389 0 3.77 15.9033 1.97 151 5.37676e-09 21883 8
13 0 8.86284 4.28 199 139.64 00_usbf_top_MIN_ROUTE_CHAN_WIDTH 235 0 6.63 17.6241 4.28 305 5.084290000000001e-09 48290 1
14 0 1.21212 86.15 694 97.52 00_wb_conmax_top_MIN_ROUTE_CHAN_WIDTH 2546 0 64.43 42.0125 86.15 831 5.21772e-09 258839 4
15 0 789582. 0.3 10 5.62 00_i2c_master_top_MIN_ROUTE_CHAN_WIDTH 33 0 0.41 7.73636 0.30 23 3.07388e-09 1702 1
16 0 620306. 0.16 8 4.79 00_sasc_top_MIN_ROUTE_CHAN_WIDTH 28 0 0.24 6.14844 0.16 17 1.77641e-09 787 916198
17 0 417802. 0.1 4 2.35 00_pcm_slv_top_MIN_ROUTE_CHAN_WIDTH 28 0 0.14 5.20548 0.10 9 1.68994e-09 380 485046
18 0 1.43501 0.49 42 31.70 00_des_MIN_ROUTE_CHAN_WIDTH 189 0 0.84 9.10709 0.49 43 3.6623500000000003e-09 5783 2
19 0 620306. 0.15 6 2.75 00_usb_phy_MIN_ROUTE_CHAN_WIDTH 33 0 0.21 6.56044 0.15 13 1.75847e-09 597 700622
20 0 3.94926 1.45 78 31.64 00_wb_dma_top_MIN_ROUTE_CHAN_WIDTH 431 0 2.89 13.4492 1.45 85 4.274350000000001e-09 14041 4

6
openfpga_flow/tasks/benchmark_sweep/iwls2005/config/metric_checklist.csv Normal file
View File

@ -0,0 +1,6 @@
##########################################################
# Metrics to check for IWLS benchmark bitstream generation
##########################################################
metric
mult_blocks
memory_blocks
1 ##########################################################
2 # Metrics to check for IWLS benchmark bitstream generation
3 ##########################################################
4 metric
5 mult_blocks
6 memory_blocks