riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix a small typo to trigger the CI flow.

This commit is contained in:
taoli4rs 2022-03-22 16:36:45 -07:00
parent e9637e1cd1
commit 781250f0bb
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
docs/source/manual/arch_lang/addon_vpr_syntax.rst
View File

@ -8,7 +8,7 @@ Additional Syntax to Original VPR XML
Models, Complex blocks and Physical Tiles
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Each ``<pb_type>`` should contain a ``<mode>`` that describe the physical implementation of the ``<pb_type>``. Note that this is fully compatible to the VPR architecture XML syntax.
Each ``<pb_type>`` should contain a ``<mode>`` that describes the physical implementation of the ``<pb_type>``. Note that this is fully compatible to the VPR architecture XML syntax.
.. note:: ``<model>`` should include the models that describe the primitive ``<pb_type>`` in physical mode.